ADVANCED MICROPROCESSOR (AMP) DECEMBER 2012 COMPUTER SCIENCE SEMESTER 6
Con. 8288-12. KR-8810
(3 Hours) [Total Marks : 100]
N.B. : (1) Question No. 1 is compulsory.
(2) Solve any four questions out of remaining six questions.
(3) Draw neat diagrams wherever necessary.
| 1. (a) | Draw and explain the block diagram of Hanium processor. Also expalin its salient | 10 |
| features. | ||
| (b) | Explain the data cache organisation of Pentium. | 10 |
2. (a) | Explain the floating point pipeline stages. Also explain the list of steps in instruction | 10 |
| issue algorithm. | ||
| (b) | Explain how flushing of pipeline can be minimized in Pentium architecture. Also | 10 |
| explain the instruction pairing rules for Pentium. | ||
3. (a) | List and explain the important features of Pentium II processor. Also differentiate | 10 |
| between Pentium II and Pentium III | ||
| (b) | Explain segmentation mechanism in 80386 DX and hence draw and explain the | 10 |
| protected mode address translation mechanism in 80386 DX. | ||
4. (a) | List the features of 8 bit, 18 bit and 32 bit EISA. | 10 |
| (b) | Draw and explain the work station based method of PCI bus and explain its | 10 |
| features. | ||
5. (a) | Explain the dynamic branch prediction logic in Pentium. | 10 |
| (b) | Draw and expalin the state transitions diagram for Pentium processor bus cycle. | 10 |
6. (a) | Explain the debug register of Pentium. | 10 |
| (b) | Explain the protection mechanism in 386 DX via Callgates, Priviledge Levels. | 10 |
7. | Write short notes on :- | 20 |
| (a) Layered architecture of SCSI | ||
| (b) USB | ||
| (c) Dta types supported by SPARC | ||
| (d) Architecture of Super SPARC |
No comments:
Post a Comment